






1/9



**FIGURE 1A
(PRIOR ART)**



**FIGURE 1B
(PRIOR ART)**



**FIGURE 1C
(PRIOR ART)**

The diagram illustrates a current sense amplifier circuit. An input voltage V_{IN} is applied to the non-inverting input of a 'COMPENSATED ERROR AMPLIFIER 210'. The output of this amplifier is connected to the inverting input of an 'ISENSE INAMP 205'. The 'ISENSE INAMP 205' also receives a feedback signal from its output through a resistor labeled R_{SENSE} . The output of the 'ISENSE INAMP 205' is connected to the output of the 'COMPENSATED ERROR AMPLIFIER 210'. A reference voltage V_{REF} is applied to the non-inverting input of the 'COMPENSATED ERROR AMPLIFIER 210'. The output of the 'COMPENSATED ERROR AMPLIFIER 210' is connected to the output of the 'ISENSE INAMP 205' through a resistor. The output of the 'ISENSE INAMP 205' is labeled V_{OUT} .


FIGURE 2A
(PRIOR ART)

The circuit diagram shows a two-stage CMOS op-amp. The first stage is a differential pair consisting of NMOS transistors Q_1 and Q_2 (labeled 225), with their sources connected to a common source node. This node is biased by a current source I_{SS} (labeled 230) and a resistor R_6 connected to the V_{REF} input. The current source I_{SS} is implemented using a Wilson current source structure with PMOS transistors Q_3 and Q_4 (labeled 230) and resistors R_3 , R_4 , and R_5 . The output of the first stage is taken from the drain of Q_1 . The second stage is a common-source amplifier with a PMOS load transistor Q_5 (labeled 230) and a resistor R_2 connected to V_{DD} . The output of the second stage is V_{OUT} . A compensation capacitor C_C is connected between the output of the first stage and the source node of the second stage. The input V_{IN} is connected to the gates of Q_1 and Q_2 , and the reference input V_{REF} is connected to the non-inverting input of the op-amp.

FIGURE 2B
(PRIOR ART)


3/9

300



**FIGURE 3A
(PRIOR ART)**

340



**FIGURE 3B
(PRIOR ART)**

4/9

400




FIGURE 4

5/9

500




FIGURE 5




FIGURE 6

7/9

700




FIGURE 7

8/9

800




FIGURE 8




FIGURE 9